Clik here to view.
AN1236 - CY23FP12 Field Programming Guide
AN1236 explains the device architecture, programmable options, programming process, and software configuration tools of the CY23FP12, a high-performance zero-delay buffer (ZDB) makes it a versatile...
View ArticleClik here to view.
AN1044 - Understanding Cypress Asynchronous FIFOs
AN1044 gives an overview of architecture, features, and expansion logic of the asynchronous FIFO CY7C421, and discusses the common FIFO problems and their solutions. Introduction This application note...
View ArticleClik here to view.
AN1042 - Understanding Synchronous FIFOs
Introduction Synchronous FIFOs are the ideal choice for highperformance systems due to high operating speed. Synchronous FIFOs also offer many other advantages that improve system performance and...
View ArticleAN1111 - Design and Layout Guidelines for Cypress Clock Generators
AN1111 covers the basic schematic design and printed circuit board (PCB) layout guidelines for Cypress clock generators. General practices for power supply filtering, output terminations, and critical...
View ArticleClik here to view.
AN6068 - Replacing 4Mbit (256K x16) MRAM with Cypress nvSRAM
Introduction Cypress offers the highest performance and most reliable nonvolatile RAM products available with its nvSRAM product line. The nvSRAM technology combines the performance characteristics of...
View ArticleClik here to view.
AN1090 - NoBL™: The Fast SRAM Architecture
Introduction Processors in high-performance communication equipments and networking applications demand highspeed memories. The type of memory required is determined by the system architecture, the...
View ArticleClik here to view.
AN4065 - QDR®-II, QDR-II+, DDR-II, and DDR-II+ Design Guide
Cypress Quad Data Rate™ (QDR®)-II, QDR-II+, DDR-II, and DDR-II+ SRAMs address the high-bandwidth requirements for networking and data storage applications that provide up to 80 GBps data transfer...
View ArticleClik here to view.
AN42468 - On-Die Termination for QDR® II+/DDR II+ SRAMs
ODT has the following advantages: Improves signal integrity by having termination closer to the device inputs Simplifies board routing Saves board space by eliminating external resistors Reduces cost...
View ArticleAN6017 - Differences in Implementation of 65 nm QDR™ II/DDR II and QDR...
This document describes the following: Description of the QDRII+/DDRII+ devices Differences between QDRII/DDRII and QDRII+/DDRII+ functionality and timing Design changes that need to be considered by...
View ArticleAN4017 - Understanding Temperature Specifications: An Introduction
AN4017 gives a basic understanding of the temperature specifications found in Cypress's product datasheets. There are many factors that affect the thermal operation of a device. This application note...
View ArticleClik here to view.
AN49107 - Total System Timing and EMI Reduction Using the CY25400 Spread...
Several applications require a number of independent frequencies to be generated using clock generators. Crystals and clock generators with one or two PLLs limit this requirement. Moreover traditional...
View ArticleAN54908 - Accelerated Neutron SER Testing and Calculation of Terrestrial...
This application note describes the accelerated neutron testing procedure and test conditions that are applied during device qualification for Cypress SRAM devices. It covers Synchronous SRAM,...
View ArticleClik here to view.
AN6022 - A Comparison between nvSRAMs and BBSRAMs
AN6022 describes the comparison of features, capabilities, and benefits between Cypress nvSRAM and BBSRAMs. Introduction With lead-free initiatives being implemented globally, nvSRAMs have become a...
View ArticleClik here to view.
AN52133 - Frequency Margining using FleXO™ and Its Applications
Introduction Most clock generators available to designers use a crystal oscillator to provide a fixed frequency clock output with little or no programmability. Cypress’ FleXO clock generators include...
View ArticleClik here to view.
AN69091 - Edge Align Feature of CY254xx and MoBL® Clocks
AN69091 discusses the Edge Align feature in Cypress’s programmable clock family, CY254x, CY254xx, and MoBL® clocks.Today’s technology products operate at gigahertz (GHz) frequency and therefore need...
View ArticleAN1043 - Understanding Synchronous Dual Port RAMs
AN1043 discusses the basic features, operation, and expansion configurations of synchronous dual port SRAMs. A brief note on applications of synchronous dual port SRAMs is also included. Introduction...
View ArticleAN4011 - Choosing The Right Cypress Synchronous SRAM
The purpose of this application note is to provide a means to determine which architecture is right for a particular application. A brief description of each architecture and comparison by...
View ArticleAN55663 - Migrating from CY14E256L/STK14C88 to CY14E256LA
Introduction Cypress CY14E256LA is a 5 V, 256 Kbit (32 K x 8) nvSRAM in 0.13 micron technology. This part with a few performance enhancements is functionally equivalent to CY14E256L/STK14C88 in 0.8...
View ArticleAN55662 - Migrating from STK14C88-3 to CY14B256LA
Introduction Cypress CY14B256LA is a 3 V, 256 Kbit (32 K x 8) nvSRAM in 0.13 micron technology. This part with a few performance enhancements is functionally equivalent to STK14C88-3 in 0.8 micron...
View Article