The hardware interface and configuration settings for the FLAGs are described in detail and examples are provided. References to GPIF II Designer are included to make the Slave FIFO interface easy to design with. Finally, two complete design examples are included to demonstrate how you can use synchronous Slave FIFO to interface an FPGA to FX3.
↧